United Kingdom Corridor 🛡️ UK Work Eligibility 🏢 Company - Public

CAD PNR Design Engineer

🏢 Apple • 📍 Swindon, Wiltshire, South West England, England • 🕒 Today

Salary Range

Salary Disclosed on Application

Full Benefits Package

Verified Corporate Employer (UK Employment Corridor)

This vacancy is published by an accredited employer with authorized corporate payroll and standard compliance adherence.

Transatlantic Cost of Living & Purchasing Power Benchmark

Verified Analytics

Location Base

Swindon, Wiltshire, South West England, England

Tier-1 UK Economic Zone

Est. Take-Home Pay

68% - 74% (After PAYE & NI)

Single tax filer baseline

Transatlantic Parity

1.0 GBP ≈ $1.28 USD Living Standard

Direct corporate benchmark

💰 Transatlantic Compensation Calculator

Compare US ($) vs UK (£) Salary & Net Take-Home Pay

Calculate tax deductions, living costs, and purchasing power parity across US & UK metros.

Open Calculator →

Partner Career Resources • Adsterra Native Ad

Position Overview & Specifications

Summary

Posted: Sep 23, 2022

Role Number:200389867

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you will be responsible for crafting and building the technology that fuels Apple’s devices. Together, you and your team will enable our customers to do all the things they love with their devices. As a member of the CAD team, you will create and support innovative physical design methodology and CAD flow. You will collaborate with physical design teams, CAD teams, and EDA vendors.

Key Qualifications

Experience in P&R and flow development
Understand various aspects of partition level PNR including floorplanning, power planning, placement, timing/power optimization, CTS, routing, UPF
Understanding and exposure to extraction and timing analysis flows
Understand hierarchical P&R issues is a key (top-level floor planning, pin-assignment, clock-distribution, UPF, power-distribution, multi-voltage design, pad ring construction, placement, optimization, and routing)
Strong scripting knowledge preferred
Proven track record of managing, and regressing P&R flows
You should be familiar with chip-finishing issues (metal-fill, spare-cells, DFM rules, boundary-cells, etc.) for the latest generations of process technologies
We are looking for a self-motivated, dedicated problem solver. Strong interpersonal/communication skills are a requirement
Innovus or ICC knowledge is a plus
English fluency is required

Description

Provide innovative solutions to support and improve the quality of physical design. Work with chip design teams to implement and customize design flows that are optimal for a given chip. Provide documentation, training, and new-user-support. Responsible for diagnosis, resolution, and regression of reported problems.

Education & Experience

Bachelor's or Master's degree in Electrical Engineering, Computer Science, or equivalent

Additional Requirements

Apple is an equal opportunity employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.